High-speed Regular Expression Matching with Pipelined Memory-based Automata

Denis Matoušek, Jiří Matoušek, Jan Kořenek {imatousekd, imatousek, korenek}@fit.vutbr.cz

Introduction

Pattern matching based on regular expressions (REs) is a widely used operation in the domain of computer networks. It is a computationally intensive operation that is not suitable for sequential processing. It is used for DPI (deep packet inspection) techniques, which are used for network security monitoring and threat detection in IDS/IPS (intrusion detection/prevention systems) applications. Typical example is open-source software like Snort, Suricata, and Bro.

Problem

The architecture uses parallel *pipelined automata* concept [6]. Instead of distributing data among multiple independent matching engines (MEs), which would require complex distribution logic and utilize a lot of chip's resources, state is passed between adjacent matching engines. An example of packet processing is shown on the figures below. The state from the matching engine ME[°], which processes the first part of the packet P1, is passed to the adjacent matching engine $ME¹$, which processes the second part of the packet P1. The processing of the packet P2 begins immediately with the processing of the packet P1 since corresponding matching engine $ME²$ is not occupied.

Current pattern matching architectures do not scale above 10 Gbps. The techniques m*ultistriding* [1, 2] and *spatial stacking* [3, 4] modify the original automaton to process multiple input symbols with a single transition. The frequency of corresponding circuit decreases with increasing number of simultaneously processed input symbols as shown in the following table.

Delayed Input DFAs

Delayed Input DFA (D2FA) technique was introduced in [5]. It modifies an original DFA (deterministic finite automaton) by replacing multiple standard transitions with a default

transition. The algorithm can be applied iteratively to further reduce overall number of transitions. The number of iterations is called the radius of a D^2FA . As a result, more than one transition can be used in order to accept a single input symbol. Effectively, the throughput of processing input characters is reduced. We carried out a research on how the throughput is reduced in real cases.

Matching engines use a pair of D²FAs to process input symbols. D^2FA_0 is used to process standard transitions and D^2FA_1 to process default transitions. A single transition table is used for both automata since dual-port feature of FPGA block memories is used. FIFO_{standard} is used to buffer standard transitions in case the following matching engine is not ready to process another input symbol. FIFO_{default} is used to buffer default transitions in order to accept input symbols.

Since there are two D²FAs in a ME, performing one default transition for each input symbol does not cause any delay in processing. In such case, neither FIFO standard nor FIFO_{default} would be necessary. The FIFOs are present for cases when D²FA radius is greater than one. The

 Table 2: Parameters of multi-striding and spatial stacking techniques

Analysis of D²FA

Radius bound 1
Radius bound 2 Radius [']bound 1
Radius bound 2 Radius bound Radius bound 1 Radius bound 1
Radius bound 2 Radius bound: Radius bound 2 Radius bound 3 Radius bound 4 Radius bound 5 Radius bound 6 Radius bound 7 Radius bound 7 Radius bound 7 Radius bound 7 Radius bound Radius bound 8 $[%]$ Radius bound 9 0.02 0.025 0.03 0.035 Probability of using a default transition [-] Probability of default transition [-] Probability of using a default transition [-] Probability of using a default transition [-] Probability of using a default transition [-] Figure 3: L7 selected, data set 1 Figure 4: Detail of L7 selected, data set 1 Figure 5: Detail of L7 selected, data set 2 Figure 6: Detail of L7 great, data set 1 Figure 7: Detail of L7 great, data set 2

Architecture and Input Data Processing

Matching Engine

Another use case is application-level load balancing. Required throughput for current computer networks is 10 Gbps, moving on to 40 Gbps and 100 Gbps and it will be 400 Gbps soon. FPGAs (field-programmable gate array) are used to leverage their massive parallelism and programmability in order to accelerate the operation of pattern matching. *Table 1: Data bus width for parallel processing @ 200 MHz*

> fullness of FIFOs depends on the data that are being processed. The capacity of the FIFOs depends on the frequency of using default transitions. The greater the D^2FA radius is, the greater the probability of using a default transition is. It is necessary to find a trade-off between the degree of reduction of the transition table and frequency of using default transitions.

Conclusion

The research addresses insufficient processing performance and flexibility of current architectures for pattern matching based on regular expressions. Resource utilization of the

proposed architecture scales linearly with the width of input data bus and frequency remains the same. It achieves the throughput of 100 Gbps and 400 Gbps on current FPGA chips, Xilinx Virtex-7 and Xilinx Virtex UltraSCALE+, respectively. The use of memory-based automata brings the possibility to change the set of regular expressions without chip reconfiguration. Delayed Input DFAs significantly reduce the size of transition tables.

Resource utilization for two configurations is shown in the table below. They use a transition table with 8192 items. The width of items stored in FIFO standard is 13 bits (state) and in FIFO default 13 bits (state) + 8 bits (input symbol). The capacity of both FIFOs is three items.

Table 3: Resource utilization for sample configurations

References

[1] B. C. Brodie, D. E. Taylor, and R. K. Cytron, "A scalable architecture for high-throughput regular-expression pattern matching," SIGARCH Comput. Archit. News, vol. 34, no. 2, pp. 191–202, May 2006, ISSN 0163-5964.

[2] M. Becchi and P. Crowley, "Efficient regular expression evaluation: Theory to practice," in Proc. of ANCS'08, Nov. 2008, pp. 50–59.

[3] Y.-H. E. Yang and V. K. Prasanna, "High-performance and compact architecture for regular expression matching on fpga," IEEE Trans. Comput., vol. 61, no. 7, pp. 1013–1025, Jul. 2012, ISSN 0018-9340.

[4] Y.-H. E. Yang, W. Jiang, and V. K. Prasanna, "Compact architecture for high-throughput regular expression matching on fpga," in Proc. of ANCS'08, Nov. 2008, pp. 30–39.

[5] S. Kumar, S. Dharmapurikar, F. Yu, P. Crowley, and J. Turner, "Algorithms to accelerate multiple regular expressions matching for deep packet inspection," ACM SIGCOMM Comput. Commun. Rev., vol. 36, no. 4, pp. 339–350, Aug. 2006, ISSN 0146-4833.

[6] D. Matoušek, J. Kořenek, and V. Puš, "High-speed regular expression matching with pipelined automata," in Proc. of FPT'16, Dec. 2016, pp. 93–100.

Faculty of Information Technology at BUT / Božetěchova 1/2 / 612 66 / Brno / Czech Republic

T: +420 541 141 144 / F: +420 541 141 270 / IČ: 00216305, DIČ: CZ00216305 / www.fit.vutbr.cz / info@fit.vutbr.cz

Figure 10: Architecture of a matching engine