Publication detail

Design Methodology of Configurable High Performance Packet Parser for FPGA

PUŠ, V. KEKELY, L. KOŘENEK, J.

Original Title

Design Methodology of Configurable High Performance Packet Parser for FPGA

Type

conference paper

Language

English

Original Abstract

Packet parsing is among basic operations that are performed at all points of a network infrastructure. Modern networks impose challenging requirements on the performance and configurability of packet parsing modules. However, high-speed parsers often use a significant amount of hardware resources. We propose a novel architecture of a pipelined packet parser for FPGA, which offers low latency in addition to high throughput (over 100 Gb/s). Moreover, the latency, throughput and chip area can be finely tuned to fit the needs of a particular application. The parser is hand-optimized thanks to a direct implementation in VHDL, yet the structure is uniform and easily extensible for new protocols.

Keywords

Packet Parsing, Latency, FPGA

Authors

PUŠ, V.; KEKELY, L.; KOŘENEK, J.

RIV year

2014

Released

23. 4. 2014

Publisher

IEEE Computer Society

Location

Warszawa

ISBN

978-1-4799-4558-0

Book

17th IEEE Symposium on Design and Diagnostics of Electronic Circuits and Systems

Pages from

189

Pages to

194

Pages count

6

URL

https://www.fit.vut.cz/research/publication/10616/

BibTex

@inproceedings{BUT111580,
  author="Viktor {Puš} and Lukáš {Kekely} and Jan {Kořenek}",
  title="Design Methodology of Configurable High Performance Packet Parser for FPGA",
  booktitle="17th IEEE Symposium on Design and Diagnostics of Electronic Circuits and Systems",
  year="2014",
  pages="189--194",
  publisher="IEEE Computer Society",
  address="Warszawa",
  doi="10.1109/DDECS.2014.6868788",
  isbn="978-1-4799-4558-0",
  url="https://www.fit.vut.cz/research/publication/10616/"
}