Publication detail

REPOMO32 - New Reconfigurable Polymorphic Integrated Circuit for Adaptive Hardware

SEKANINA, L. RŮŽIČKA, R. VAŠÍČEK, Z. PROKOP, R. FUJCIK, L.

Original Title

REPOMO32 - New Reconfigurable Polymorphic Integrated Circuit for Adaptive Hardware

Type

article in a collection out of WoS and Scopus

Language

English

Original Abstract

In this paper, a new reconfigurable polymorphic chip (REPOMO32) is introduced. This chip has been developed in order to investigate the electrical properties of polymorphic circuits and demonstrate the applications of polymorphic electronics. REPOMO32 contains an array of 32 configurable logic elements; each of them can perform the AND, OR, XOR and polymorphic NAND/NOR function which is  controlled by the level of the power supply voltage. REPOMO32 parameters are reported together with the analysis of  polymorphic circuits implemented and evolved in REPOMO32. Potential applications of the chip are also discussed.

Keywords

ASIC, polymorphic gate, evolvable hardware

Authors

SEKANINA, L.; RŮŽIČKA, R.; VAŠÍČEK, Z.; PROKOP, R.; FUJCIK, L.

RIV year

2009

Released

5. 4. 2009

Publisher

IEEE Computational Intelligence Society

Location

Nashville

ISBN

978-1-4244-2755-0

Book

Proc. of the 2009 IEEE Symposium Series on Computational Intelligence - Workshop on Evolvable and Adaptive Hardware

Pages from

39

Pages to

46

Pages count

8

URL

BibTex

@inproceedings{BUT30202,
  author="Lukáš {Sekanina} and Richard {Růžička} and Zdeněk {Vašíček} and Roman {Prokop} and Lukáš {Fujcik}",
  title="REPOMO32 - New Reconfigurable Polymorphic Integrated Circuit for Adaptive Hardware",
  booktitle="Proc. of the 2009 IEEE Symposium Series on Computational Intelligence - Workshop on Evolvable and Adaptive Hardware",
  year="2009",
  pages="39--46",
  publisher="IEEE Computational Intelligence Society",
  address="Nashville",
  isbn="978-1-4244-2755-0",
  url="https://www.fit.vut.cz/research/publication/8898/"
}

Documents