Přístupnostní navigace
E-application
Search Search Close
Publication detail
KOBIERSKÝ, P. KOŘENEK, J. POLČÁK, L.
Original Title
Packet Header Analysis and Field Extraction for Multigigabit Networks
Type
article in a collection out of WoS and Scopus
Language
English
Original Abstract
Packet header analysis and extraction of header fields needs to be performed in all network devices. As network speed is increasing quickly, high speed packet header processing is required. We propose a new architecture of packet header analysis and fields extraction intended for high-speed FPGA-based network applications. The architecture is able to process 20 Gbps network links with less than 12 percent of available resources of Virtex 5 110 FPGA. Moreover, the presented solution can balance between network throughput and consumed hardware resources to fit application needs. The architecture for packet header processing is generated from standard XML protocol scheme and is strongly optimised for resource consumption and speed by an automatic HDL code generator. Our solution also enables to change the set of extracted header fields on-line without FPGA reconfiguration.
Keywords
protocol analysis, extraction, networks, XML, FPGA
Authors
KOBIERSKÝ, P.; KOŘENEK, J.; POLČÁK, L.
RIV year
2009
Released
25. 4. 2009
Publisher
IEEE Computer Society
Location
Liberec
ISBN
978-1-4244-3339-1
Book
Proceedings of the 2009 IEEE Symphosium on Design and Diagnostics of Electronic Circuits and Systems
Pages from
96
Pages to
101
Pages count
277
BibTex
@inproceedings{BUT33781, author="Petr {Kobierský} and Jan {Kořenek} and Libor {Polčák}", title="Packet Header Analysis and Field Extraction for Multigigabit Networks", booktitle="Proceedings of the 2009 IEEE Symphosium on Design and Diagnostics of Electronic Circuits and Systems", year="2009", pages="96--101", publisher="IEEE Computer Society", address="Liberec", isbn="978-1-4244-3339-1" }