Course detail

Methods of digital integrated circuits design.

FEKT-NNDOAcad. year: 2011/2012

Aspects of design of digital integrated circuits. Used technologies (bipolar, CMOS, BiCMOS. Novel circuit principles, modern digital building block of ASICs. Computer exercices focused on simulation and design of digital functional blocks. Use of professional design system CADENCE for complex design of digital IC (includig layout).

Language of instruction

English

Number of ECTS credits

6

Mode of study

Not applicable.

Learning outcomes of the course unit

Students become familiar with design process of digital integrated circuits. Lectures focused on knowledge of digital integrated structures, algorithmes and practical aspects of simulation, placement and routing and on practical design exercices (layout creating, circuit simulation etc.). Active knowledge of VHDL.

Prerequisites

The subject knowledge on the Bachelor´s degree level is requested.

Co-requisites

Not applicable.

Planned learning activities and teaching methods

Teaching methods depend on the type of course unit as specified in the article 7 of BUT Rules for Studies and Examinations.

Assesment methods and criteria linked to learning outcomes

Requirements for completion of a course are specified by a regulation issued by the lecturer responsible for the course and updated for every.

Course curriculum

Not applicable.

Work placements

Not applicable.

Aims

Aim of this course is make students familiar with modern methods for digital IC design. They will be familiar with methods for design of their blocks (including chip layout), with their properties and applications.

Specification of controlled education, way of implementation and compensation for absences

The content and forms of instruction in the evaluated course are specified by a regulation issued by the lecturer responsible for the course and updated for every academic year.

Recommended optional programme components

Not applicable.

Prerequisites and corequisites

Not applicable.

Basic literature

Baker, J.R.:"CMOS circuit design, layout and simulation", IEEE Press a Wiley Interscience, ISBN 0-471-70055-X, 2005 (EN)
Vai, M.M.: VLSI design. CRC Press, 2001, ISBN 0-8493-1876-9 (EN)

Recommended reading

Not applicable.

Classification of course in study plans

  • Programme EECC-MN Master's

    branch MN-MEL , 2 year of study, winter semester, compulsory

Type of course unit

 

Lecture

26 hod., compulsory

Teacher / Lecturer

Syllabus

Digital integrated ciruits CMOS. Standard familly IC's.
ASICs, programmable devices. IC layout and fabrication.
Basic functional blocks of digital ICs. Combinational logic circuits.
CMOS circuit characterization. Electric-level and logic-level simulation.
Sequential logic circuits. Dynamic logic circuits.
Alternative logic structures (BiCMOS, GaAs).
Sub-system design (adders, parallel multipliers, ROM, RAM, EPROM)
Low-power CMOS logic circuits.
Design methodologies. Design and simulation tools.
Placement and routing, padding. Chip I/O circuits.
Testing, design for testability, design for manufacturability.
VHDL language.
Intellectual property (IP), system on a chip (SOC). Economical aspects of design and production.

Exercise in computer lab

39 hod., compulsory

Teacher / Lecturer

Syllabus

Configuration of design environment, demonstration.
Electrical-level simulation.
Logic simulation, critical path.
Worst-case analysis, hazards.
Basic funtional blocks of digital ICs.
Standard logic famillies of CMOS circuits.
Programmable devices.
Layout and routing.
VHDL - structure and syntax.
VHDL - basic static and dynamic structures.
VHDL - complex example.
Testability, design for test.
Design of ASIC - case study.