Přístupnostní navigace
E-application
Search Search Close
Course detail
FIT-PCSAcad. year: 2014/2015
Combinatorial and sequential logic design techniques, algorithms, and tools review. Review of digital design target technologies (ASIC, FPGA). Algorithms for minimization of digital circuits. Advanced synthesis techniques (pipelining, retiming). Constraint conditions. High-level synthesis (scheduling, allocation, binding). High-level synthesis (loop synthesis). Digital design using CatapultC environment (basic statements in C/C++). Digital design using CatapultC environment (loops, memory access). Low power design methodologies.Reconfigurable computing. Verification of digital circuits (OVM methodology).
Language of instruction
Number of ECTS credits
Mode of study
Guarantor
Department
Learning outcomes of the course unit
Prerequisites
Co-requisites
Planned learning activities and teaching methods
Assesment methods and criteria linked to learning outcomes
Requirements for class accreditation are not defined.
Course curriculum
Work placements
Aims
Specification of controlled education, way of implementation and compensation for absences
Recommended optional programme components
Prerequisites and corequisites
Basic literature
Recommended reading
Classification of course in study plans
branch MBI , 0 year of study, winter semester, compulsory-optionalbranch MBS , 0 year of study, winter semester, electivebranch MIN , 0 year of study, winter semester, electivebranch MIS , 0 year of study, winter semester, electivebranch MMI , 0 year of study, winter semester, compulsory-optionalbranch MMM , 0 year of study, winter semester, electivebranch MPV , 2 year of study, winter semester, compulsorybranch MSK , 0 year of study, winter semester, electivebranch MGM , 0 year of study, winter semester, compulsory-optional