Přístupnostní navigace
E-application
Search Search Close
Course detail
FEKT-BPA-DELAcad. year: 2023/2024
The course is an introduction to the issues of digital technology, Boolean algebra, combinational and sequential circuits, and uses the VHDL language for programming FPGA circuits. Students will gain theoretical and practical experience with circuits such as gates, registers, counters, and state machines.
Language of instruction
Number of ECTS credits
Mode of study
Guarantor
Department
Offered to foreign students
Entry knowledge
The course is designed for students with knowledge of the basics of electronic components, passive and semiconductor circuits. The advantage is a basic knowledge of the VHDL programming language.
A student of study programs in Czech language has passed BPC-AN4, BPC-AEI English – Intermediate 2 exam at UJAZ FEKT. This exam corresponds to the level B1 CEFR level.
Rules for evaluation and completion of the course
Out of a total of 100 points, 20 can be obtained during the semester (20 - VHDL project) and 80 from the final exam (70 - written part, 10 - oral part). To pass the course you need to receive a score of 50% or more and pass the final exam.
Aims
The aim of the course is to present the fundamentals of the impulse and digital devices and to present the practical approaches of combinational, asynchronous, and synchronous systems design using VHDL.
The graduate of the course will learn:
Study aids
Teaching methods include lectures, computer exercises, and practical laboratories. Students work on VHDL project during the course. All learning materials are available at BUT e-learning and MS Teams.
Prerequisites and corequisites
Basic literature
Recommended reading
Elearning
Classification of course in study plans
specialization AUDB-TECH , 0 year of study, summer semester, compulsory-optional
specialization BPA-ECT , 2 year of study, summer semester, compulsory
Lecture
Teacher / Lecturer
Syllabus
1 - Introduction to digital systems
2 - Representation and minimization of logic functions
3 - Implementation of logic functions
4 - Hazards in combinational circuits
5 - Sequential logic circuits
6 - Asynchronous and synchronous counters
7 - Finite state machines, Git
Exercise in computer lab
1 - Introduction to VHDL and Vivado
2 - Combinational logic circuits
3 - Seven-segment display decoder
4 - Arithmetic circuits (recapitulation of previous labs)
5 - Binary counter
6 - Shift register and LFSR
7 - FSM debouncer
8 - VHDL project
9 - VHDL project
10 - VHDL project
11 - VHDL project
12 - Project presentation