Přístupnostní navigace
E-přihláška
Vyhledávání Vyhledat Zavřít
Detail publikace
PODIVÍNSKÝ, J. LOJDA, J. PÁNEK, R. ČEKAN, O. KRČMA, M. KOTÁSEK, Z.
Originální název
Evaluation Platform For Testing Fault Tolerance: Testing Reliability of Smart Electronic Locks
Typ
článek ve sborníku ve WoS nebo Scopus
Jazyk
angličtina
Originální abstrakt
This research paper presents examination of the influences of faults on a control unit of smart electronic locks. A stepper motor is often used as an actuator of such smart locks and its motor controller is usually implemented in a processor. The aim of this paper is to examine the impact of faults occurring in the control processor. It should be noted that faults in such electronic systems can also be induced artificially, usually with ulterior motives. The processor can be implemented in an FPGA (Field Programmable Gate Array) in order to be able to emulate HW faults inside the processor. This allows us to use previously developed evaluation platform for fault tolerance testing. This platform allows us to monitor impact of faults both on electronic and mechanical parts of electro-mechanical system. In this paper, the evaluation of faults artificially injected in FPGA-based processor is proposed. Experiments with both single and multiple fault injections were held.
Klíčová slova
Electronic Lock, Stepper Motor, FPGA, Fault Tolerance, Fault Injection
Autoři
PODIVÍNSKÝ, J.; LOJDA, J.; PÁNEK, R.; ČEKAN, O.; KRČMA, M.; KOTÁSEK, Z.
Vydáno
25. 2. 2020
Nakladatel
IEEE Circuits and Systems Society
Místo
San José
ISBN
978-1-7281-3427-7
Kniha
2020 IEEE 11th Latin American Symposium on Circuits & Systems (LASCAS)
Strany od
1
Strany do
4
Strany počet
URL
https://www.fit.vut.cz/research/publication/12080/
BibTex
@inproceedings{BUT162658, author="Jakub {Podivínský} and Jakub {Lojda} and Richard {Pánek} and Ondřej {Čekan} and Martin {Krčma} and Zdeněk {Kotásek}", title="Evaluation Platform For Testing Fault Tolerance: Testing Reliability of Smart Electronic Locks", booktitle="2020 IEEE 11th Latin American Symposium on Circuits & Systems (LASCAS)", year="2020", pages="1--4", publisher="IEEE Circuits and Systems Society", address="San José", doi="10.1109/LASCAS45839.2020.9068977", isbn="978-1-7281-3427-7", url="https://www.fit.vut.cz/research/publication/12080/" }
Dokumenty
LASCAS_2020_SST1_3_CR_67_Podivinsky.pdf