Přístupnostní navigace
E-přihláška
Vyhledávání Vyhledat Zavřít
Detail publikace
SVOBODA, M. ŠOTNER, R. POLÁK, L. JEŘÁBEK, J. JAIKLA, W. ANDRIUKAITIS, D.
Originální název
Design of Phase-Locked Loop Using Special Analog Multipliers and Voltage Buffers: Demodulation of Transposed Signals from Sensors
Typ
článek v časopise ve Web of Science, Jimp
Jazyk
angličtina
Originální abstrakt
Phase-Locked Loops (PLLs) are versatile electronic circuits that, among others, are used in various sensor applications (e.g., medical) for their ability to generate stable and precise clock signals. This paper introduces a novel PLL-based frequency demodulation system designed for processing very slow signals, ranging from a few Hz to several hundreds of Hz, with amplitudes in the order of several hundreds of millivolts. The system incorporates specialized analog multipliers tailored for essential PLL components, including the voltage-controlled oscillator, phase detector, loop filter with variable DC offset, and base-band filter, all optimized for the purpose of frequency demodulation. These multipliers were fabricated using the TSMC 0.18 µm, 1.8 V CMOS process. The primary design objectives are simplicity, reduced complexity, low power consumption (merely 15 mW), and versatility for applications in sensing engineering. To validate the functionality of the proposed PLL system under practical conditions, we present an example of electrocardiogram signal demodulation, demonstrating its operational performance.
Klíčová slova
CMOS multiplier, frequency modulation, loop filter, phase-locked loop, phase detector, voltage control oscillator.
Autoři
SVOBODA, M.; ŠOTNER, R.; POLÁK, L.; JEŘÁBEK, J.; JAIKLA, W.; ANDRIUKAITIS, D.
Vydáno
24. 10. 2024
Nakladatel
IEEE
ISSN
0018-9456
Periodikum
IEEE TRANSACTIONS ON INSTRUMENTATION AND MEASUREMENT
Ročník
2024
Číslo
73
Stát
Spojené státy americké
Strany od
1
Strany do
12
Strany počet
URL
https://ieeexplore.ieee.org/document/10648767
BibTex
@article{BUT189130, author="Marek {Svoboda} and Roman {Šotner} and Ladislav {Polák} and Jan {Jeřábek} and Winai {Jaikla} and Darius {Andriukaitis}", title="Design of Phase-Locked Loop Using Special Analog Multipliers and Voltage Buffers: Demodulation of Transposed Signals from Sensors", journal="IEEE TRANSACTIONS ON INSTRUMENTATION AND MEASUREMENT", year="2024", volume="2024", number="73", pages="1--12", doi="10.1109/TIM.2024.3427752", issn="0018-9456", url="https://ieeexplore.ieee.org/document/10648767" }