Multi Buses: Theory and Practical Considerations of Data Bus Width Scaling in FPGAs

článek ve sborníku ve WoS nebo Scopus

angličtina

As the throughput of computer networks and other peripheral interfaces is rising, developers are forced to use ever-wider data buses in FPGA designs. However, utilization of wide buses poses a serious threat of performance degradation, especially for the shortest data transactions (packets), as aliasing and alignment overheads on the bus can be extremely increased. In this paper, we propose a novel design method for the description of very wide data buses that we call Multi Buses.The key idea is to enable the processing of multiple transactions per clock cycle with very high and predictable effective throughput even in the worst-case. The feasibility of the proposed method is shown via analysis of achievable performance by both theoretical means and selected proof of concept implementations. Thanks to the proposed method, we were able to design FPGA cores for key operations in networking (e.g. parser, match table, CRC, deparser) with sufficient throughputs for wire-speed packet processing of 400 Gbps, 1 Tbps and even 2 Tbps Ethernet links.

FPGA, high throughput processing, parallelization, data bus, Ethernet, wire-speed

KEKELY, L.; CABAL, J.; PUŠ, V.; KOŘENEK, J.

1. 8. 2020

IEEE Computer Society

Kranj

978-1-7281-9535-3

Proceedings - Euromicro Conference on Digital System Design, DSD 2020

49

56

8

https://www.fit.vut.cz/research/publication/12341/

dsd-mfb.pdf