Přístupnostní navigace
E-application
Search Search Close
Project detail
Duration: 01.03.2023 — 28.02.2026
Funding resources
Brno University of Technology - Vnitřní projekty VUT
- whole funder (2023-01-01 - 2024-12-31)
On the project
Together with introducing new applications and their implementations based on application-specific HW/SW architectures, the development of new design methods is highly desired. The motivation is that they could uniquely exploit the properties of these applications and HW/SW platforms to maximize performance and efficiency. The aim of this project is to create new algorithms and hardware platforms applicable in the design of highly application-specific computer-based systems, and demonstrate their effectiveness in selected applications.
Mark
FIT-S-23-8141
Default language
Czech
People responsible
Bardonek Petr, Ing. - fellow researcherBidlo Michal, doc. Ing., Ph.D. - fellow researcherBlašková Barbora, Ing. - fellow researcherDuchoň Radek, Ing. - fellow researcherFukač Tomáš, Ing. - fellow researcherHejcman Lukáš, Ing. - fellow researcherHurta Martin, Ing. - fellow researcherHusa Jakub, Ing. - fellow researcherHussain Yasir - fellow researcherChlebík Jakub, Ing. - fellow researcherJaroš Jiří, doc. Ing., Ph.D. - fellow researcherJaroš Marta, Ing., Ph.D. - fellow researcherJawed Soyiba, Dr., MSc - fellow researcherKadlubiak Kristián, Ing. - fellow researcherKekely Lukáš, Ing., Ph.D. - fellow researcherKekely Michal, Ing. - fellow researcherKlhůfek Jan, Ing. - fellow researcherKocnová Jitka, Ing. - fellow researcherKučera Jan, Ing. - fellow researcherMalik Aamir Saeed, prof., Ph.D. - fellow researcherMartínek Tomáš, doc. Ing., Ph.D. - fellow researcherMrázek Vojtěch, Ing., Ph.D. - fellow researcherOlšák Ondřej, Ing. - fellow researcherOrsák Michal, Ing. - fellow researcherPánek Richard, Ing. - fellow researcherPiňos Michal, Ing. - fellow researcherRůžička Richard, doc. Ing., Ph.D., MBA - fellow researcherStrnadel Josef, Ing., Ph.D. - fellow researcherŠimek Václav, Ing. - fellow researcherŠišmiš Lukáš, Ing. - fellow researcherTisovčík Peter, Ing. - fellow researcherVašíček Zdeněk, doc. Ing., Ph.D. - fellow researcherZaheer Muhammad Asad - fellow researcherSekanina Lukáš, prof. Ing., Ph.D. - principal person responsible
Units
Department of Computer Systems- (2023-01-01 - 2025-12-31)Faculty of Information Technology- (2023-01-01 - 2025-12-31)
Results
KEKELY, M.; KOŘENEK, J. Optimizing Packet Classification on FPGA. In PROCEEDINGS 2023 26th International Symposium on Design and Diagnostics of Electronic Circuits and Systems (DDECS). IEEE International Symposium on Design and Diagnostics of Electronic Circuits & Systems. Tallinn: Institute of Electrical and Electronics Engineers, 2023. p. 7-12. ISBN: 979-8-3503-3277-3. ISSN: 2334-3133.Detail
GOLDSCHMIDT, P.; KUČERA, J. Windower: Feature Extraction for Real-Time DDoS Detection Using Machine Learning. In NOMS 2024-2024 IEEE Network Operations and Management Symposium. Seoul: Institute of Electrical and Electronics Engineers, 2024. p. 1-10. ISBN: 979-8-3503-2793-9.Detail
AMIN, H.; ULLAH, R.; REZA, M.; MALIK, A. Single-trial extraction of event-related potentials (ERPs) and classification of visual stimuli by ensemble use of discrete wavelet transform with Huffman coding and machine learning techniques. Journal of NeuroEngineering and Rehabilitation, 2023, vol. 20, no. 1, p. 1-17. ISSN: 1743-0003.Detail
HURTA, M.; MRÁZEK, V.; DRAHOŠOVÁ, M.; SEKANINA, L. ADEE-LID: Automated Design of Energy-Efficient Hardware Accelerators for Levodopa-Induced Dyskinesia Classifiers. In 2023 Design, Automation & Test in Europe Conference & Exhibition (DATE). Antwerp: Institute of Electrical and Electronics Engineers, 2023. p. 1-2. ISBN: 978-3-9819263-7-8.Detail
LOJDA, J.; PÁNEK, R.; SEKANINA, L.; KOTÁSEK, Z. Automated Design and Usage of the Fault-Tolerant Dynamic Partial Reconfiguration Controller for FPGAs. Microelectronics Reliability, 2023, vol. 2023, no. 144, p. 1-16. ISSN: 0026-2714.Detail
PÁNEK, R.; LOJDA, J. The Fault-tolerant Single-FPGA Systems with a Self-repair Reconfiguration Controller. In LASCAS 2023 - 14th IEEE Latin American Symposium on Circuits and Systems, Proceedings. Quito: Institute of Electrical and Electronics Engineers, 2023. p. 104-107. ISBN: 978-1-6654-5705-7.Detail
MOINUDDIN, M.; ZERGUINE, A.; ARIF, M. A Weighted Gaussian Kernel Least Mean Square Algorithm. CIRCUITS SYSTEMS AND SIGNAL PROCESSING, 2023, vol. 42, no. 9, p. 5267-5288. ISSN: 0278-081X.Detail
MAHRUKH, R.; SHAKIL, S.; MALIK, A. Sentiments analysis of fMRI using automatically generated stimuli labels under naturalistic paradigm. Scientific Reports, 2023, vol. 13, no. 1, p. 1-15. ISSN: 2045-2322.Detail
CHLEBÍK, J.; JAROŠ, J. Evolutionary Optimization of a Focused Ultrasound Propagation Predictor Neural Network. GECCO 2023 Companion - Proceedings of the 2023 Genetic and Evolutionary Computation Conference Companion. Lisbon: Association for Computing Machinery, 2023. p. 635-638. ISBN: 979-8-4007-0120-7.Detail
HURTA, M.; MRÁZEK, V.; DRAHOŠOVÁ, M.; SEKANINA, L. Multi-objective Design of Hardware Accelerators for Levodopa-Induced Dyskinesia Classifiers. Evo* 2023 -- Late-Breaking Abstracts Volume. Brno: 2023. p. 0-0.Detail
RŮŽIČKA, R.; ŠIMEK, V.; NEVORAL, J. Polymorphic RTL Computational Elements. Proceedings of the DSD 2023. Durres: IEEE Computer Society, 2023. p. 523-530. ISBN: 979-8-3503-4419-6.Detail
SHAIKH, U.; SHAHZAIB, M.; SHAKIL, S.; BHATTI, F.; MALIK, A. Robust and Adaptive Terrain Classification and Gait Event Detection System. Heliyon, 2023, vol. 9, no. 11, p. 1-12. ISSN: 2405-8440.Detail
ŠIŠMIŠ, L.; KOŘENEK, J. Analysis of TLS Prefiltering for IDS Acceleration. In Passive and Active Measurement 2023. Lecture Notes in Computer Science. Lecture Notes in Computer Science. Madrid: Springer Nature Switzerland AG, 2023. p. 85-109. ISBN: 978-3-031-28485-4. ISSN: 0302-9743.Detail
HUSA, J.; SEKANINA, L. Semantic Mutation Operator for Fast and Efficient Design of Bent Boolean Functions. Evo* 2023 -- Late-Breaking Abstracts Volume. Brno: 2023. p. 0-0.Detail
PIŇOS, M.; MRÁZEK, V.; SEKANINA, L. Prediction of Inference Energy on CNN Accelerators Supporting Approximate Circuits. In 2023 26th International Symposium on Design and Diagnostics of Electronic Circuits and Systems. Talinn: Institute of Electrical and Electronics Engineers, 2023. p. 45-50. ISBN: 979-8-3503-3277-3.Detail
JAWED, S.; FAYE, I.; MALIK, A. Deep learning-based assessment model for Real-time identification of visual learners using Raw EEG. IEEE TRANSACTIONS ON NEURAL SYSTEMS AND REHABILITATION ENGINEERING, 2024, vol. 32, no. 1, p. 378-390. ISSN: 1558-0210.Detail
BARDONEK, P.; ZACHARIÁŠOVÁ, M. Control Flow Analysis for Bottom-up Portable Models Creation. DVCon Europe 2023; Design and Verification Conference and Exhibition Europe. Mnichov: VDE VERLAG, 2023. p. 65-70. ISBN: 978-3-8007-6205-7.Detail
DENIZIAK, S.; SITEK, P.; JENIHHIN, M.; STEININGER, A.; SCHÖLZEL, M.; MRÁZEK, V. 27th International Symposium on Design and Diagnostics of Electronic Circuits & Systems. Kliece: Institute of Electrical and Electronics Engineers, 2024. p. 0-0. ISBN: 979-8-3503-5934-3.Detail
MRÁZEK, V.: autoax; autoAx: An Open-Source Automated Design Space Exploration Framework for Approximate Accelerators in FPGAs and ASICs. https://github.com/ehw-fit/autoax. URL: https://github.com/ehw-fit/autoax. (software)Detail